Machine Learning Clustering Techniques for Selective Mitigation of
  Critical Design Features by Lange, Thomas et al.
Machine Learning Clustering Techniques for
Selective Mitigation of Critical Design Features
Thomas Lange∗†, Aneesh Balakrishnan∗‡, Maximilien Glorieux∗, Dan Alexandrescu∗, Luca Sterpone†
∗iRoC Technologies, Grenoble, France
†Dipartimento di Informatica e Automatica, Politecnico di Torino, Torino, Italy
‡Department of Computer Systems, Tallinn University of Technology, Tallinn, Estonia
{thomas.lange, aneesh.balakrishnan, maximilien.glorieux, dan.alexandrescu}@iroctech.com luca.sterpone@polito.it
Abstract—Selective mitigation or selective hardening is an ef-
fective technique to obtain a good trade-off between the improve-
ments in the overall reliability of a circuit and the hardware over-
head induced by the hardening techniques. Selective mitigation
relies on preferentially protecting circuit instances according to
their susceptibility and criticality. However, ranking circuit parts
in terms of vulnerability usually requires computationally inten-
sive fault-injection simulation campaigns. This paper presents
a new methodology which uses machine learning clustering
techniques to group flip-flops with similar expected contributions
to the overall functional failure rate, based on the analysis of a
compact set of features combining attributes from static elements
and dynamic elements. Fault simulation campaigns can then be
executed on a per-group basis, significantly reducing the time
and cost of the evaluation. The effectiveness of grouping similar
sensitive flip-flops by machine learning clustering algorithms is
evaluated on a practical example.Different clustering algorithms
are applied and the results are compared to an ideal selective
mitigation obtained by exhaustive fault-injection simulation.
Index Terms—Transient Faults, Single-Event Upsets, Selective
Mitigation, Selective Hardening, Soft Error Protection
I. INTRODUCTION
The advancement of the process technologies in the last
years made it possible to manufacture chips with tens of
millions of flip-flops. At the same time due to the technology
scaling, lower supply voltages and higher operating frequen-
cies, circuits became more vulnerable to reliability threats,
such as transient faults. Especially, the Soft Errors in flip-flops
are a major concern and countermeasures have to be taken into
consideration by using hardening techniques, such as Triple
Modular Redundancy (TMR). However, a fully protected chip
might not meet the system requirements in terms of area,
power or target frequency. Since for many applications it
is not necessary to decrease the vulnerability to a possible
minimum, Selective Mitigation can be used. Thereby, only the
most critical elements of the circuit are protected against Soft
Errors and thus, the failure rate of the system is decreased to
meet all requirements [1]–[3].
In order to perform Selective Mitigation an exhaustive
failure analysis is required to identify and rank the most
vulnerable elements of the circuit. Especially, the failure
analysis on a functional level grows with the design size, the
This work was supported by the RESCUE project which has received
funding from the European Union’s Horizon 2020 research and innovation
programme under the Marie Sklodowska-Curie grant agreement No. 722325.
number of workloads to analyse and the duration in cycles of
each workload. A detailed functional failure analysis requires
a significant investment in terms of human efforts, processing
resources and tool licenses. Studies have shown that exhaustive
fault simulation is not feasible for today’s complex circuits [4].
A. Objective of This Work
Identifying and ranking the sequential elements which are
most vulnerable to transient faults, usually requires compu-
tationally intensive fault-injection simulation campaigns. This
procedure can be optimized by grouping flip-flops together
which are expected to have a similar sensitivity to faults. Fault
injection campaigns can then be performed on a per-group
basis and thus, significantly reduce the time and cost of the
evaluation [5]. However, this optimization heavily relies on
the effectiveness of the grouping methodology. Therefore, we
propose a new approach to effectively group flip-flops together
which are expected to have a similar sensitivity to functional
failures. The approach is based on machine learning clustering
techniques which uses a set of features to characterizes each
flip-flop in the circuit. The feature set combines attributes
from static and dynamic elements. Machine learning clustering
algorithms are evaluated and compared to an ideal selective
mitigation obtained by exhaustive fault-injection simulation.
B. Organisation of the Paper
In the following sections, first, the use of clustering tech-
niques for selective mitigation is summarized. Further, the
general principle of machine learning clustering techniques are
explained. Section III presents the proposed methodology to
group flip-flops together based on machine learning clustering
and the used feature set. The approach is evaluated on a
practical example in Section IV for different machine learning
algorithms. Section V concludes the paper and gives some
prospects for future work.
II. CLUSTERING TECHNIQUES FOR SELECTIVE
MITIGATION
The approach of protecting only the smallest set of elements
in a circuit to meet a specified reliability target is called
selective mitigation. Therefore, the individual circuit elements
of a circuit need to be ranked from the most to the least
sensitive. In the case of transient faults in the sequential
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logic which lead to a functional failure this usually requires
exhaustive fault injection simulation, which might not be
feasible for large and complex circuits.
In order to reduce the mentioned fault injection efforts,
fault simulation campaigns can be performed on a group
basis. Therefore, prior any simulations, flip-flops are grouped
together and the statistical fault injection is performed on each
of these groups. This can significantly reduce the time and
cost of the evaluation. However, the accuracy of this coarse-
grained fault injection solely relies on an effective approach to
group flip-flops together which have highly similar sensitivity
to faults.
The previous studied techniques for clustering are based on
buses, design hierarchy, or a hybrid approach using buses, hi-
erarchy and signal naming information [5]. These approaches
have several drawbacks. The bus based and hierarchical based
approach are only able to provide a fixed number of clusters.
Thereby, the hierarchical based approach often provides a low
number of clusters which can be very heterogeneous. The bus
based approach often results in a high number of clusters
with small number of flip-flops per cluster and one larger
cluster containing all the flip-flops which do not belong to any
bus. Thus, the reduction of the number of fault injections is
limited and the large cluster tends to be heterogeneous which
negatively impacts the effectiveness of the clustering. The
hybrid approach overcomes the problem of the fixed number of
clusters by combining the bus and hierarchy based approaches
and also taking the signal names into account. The approach
assumes that flip-flops with a similar naming also have a
similar function and thus, have a similar sensitivity to faults.
However, this relies on a consistent naming convention and
strong correlation between the naming and the function within
the circuit.
A. Machine Learning Clustering Techniques
In order to tackle the drawbacks of the previous stud-
ied clustering approaches this paper investigates if machine
learning clustering techniques are suitable to group the flip-
flops. Clustering techniques in the machine learning domain
belong to the unsupervised learning category. In general these
algorithm try to group similar objects together based on a
given set of features. The feature set characterizes the objects
and the clustering algorithms group objects together which
have similar feature values, while objects from a different
group should have highly dissimilar feature values [6].
In this paper, the flip-flops are characterized by a set of
features which will be described in the next section. Machine
learning clustering algorithms use this feature set to group flip-
flops together. Afterwards, the effectiveness of the grouping
will be evaluated on a practical example and it will be deter-
mined if flip-flops with similar fault sensitivity are grouped
together.
III. PROPOSED MACHINE LEARNING CLUSTERING
APPROACH
The proposed methodology is based on clustering tech-
niques for selective mitigation. In contrary to previous work
the clustering approach uses machine learning clustering al-
gorithms and a feature set to characterize each flip-flop in the
circuit. In this way no assumptions are made about the design
and a general methodology is provided.
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Fig. 1. Selective Mitigation by Using Machine Learning Clustering
The steps to perform a selective mitigation are illustrated in
Fig. 1. First, the features for each flip-flop in the design are
extracted by using the RTL description and a corresponding
testbench. Second, the machine learning clustering algorithm
is applied to the obtained feature set and the flip-flop groups
are obtained. The resulting number of groups Nc can be
TABLE I
FEATURE SET TO CHARACTERISE A FLIP-FLOP INSTANCE FFi
Feature Name Description
Structural Related Features
# FF at Startpoint/Endpoint The number of flip-flops directly connected to/by FFi.
# Connections from/to FF The number of flip-flops connected to/by FFi within the circuit.
# Connections from/to Primary Input/Output The number of primary inputs/outputs connected to/by FFi.
# FF Stages to/from Primary Input/Output (max/avg/min) Number of flip-flop stages from/to the primary input/output of the circuit.
Feedback Depth The depth (in terms of flip-flops stages) of the shortest feedback loop.
Bus Position Describes the position of FFi within the bus.
Bus Length Describes the total length of the bus signal FFi is part of.
Bus Label The number/label of the bus signal FFi is part of.
Module Label The number/label of the hierarchical module FFi is part of.
Signal Activity Related Features
@0/@1 The relative time FFi output is at logical 0/1.
State Changes The number of state changes.
adjusted by the parameters of the machine learning clustering
algorithm. The number of groups also dictates the effort
needed for the next step: the statistical fault injection. The fault
injection campaign is performed on the computed flip-flop
cluster and thus, needs more efforts (in terms of computing
resources, human efforts and tool licensees) with a higher
number of cluster and vice versa. Eventually, the sensitivity
to faults for each cluster is obtained and they can be ranked
from the most sensitive to the least sensitive. The selective
mitigation will be applied starting from the most sensitive
cluster until the reliability requirement is met.
A. The Feature Set
Previous works has shown that the masking effects and the
vulnerability of a flip-flop can be related to certain charac-
teristics of the circuit, such as circuit structure and signal
probability [7]–[9]. Motivated by this idea a feature set has
been developed in [10] which is adapted for the approach
presented in this paper. The feature set characterizes each flip-
flop instance in the circuit and combines attributes from static
elements, such as the circuit structure, as well as dynamic
elements, such as the signal activity.
The original approach was based on the gate-level netlist
of a design and contained features which corresponds to
synthesis attributes. In order to obtain a more general approach
which can already be applied in an early design stage, the
methodology presented in this paper uses only features which
can be derived from the RTL description of the design (e.g.
by performing a fast logic elaboration). Further, two additional
features are extracted to reflect the bus and hierarchical based
clustering approach described in the previous section. In total
the feature set consists of 20 features.
The features extracted for each flip-flop FFi are described
in detail in Tab. I. They are divided into two parts, the
structural and the signal activity related features. The structural
related features describe a flip-flop in relation with other flip-
flops in the circuit without taking the (technology dependent)
combinatorial logic into account. To consider the workload of
the circuit, features are extracted which describe the dynamic
behaviour of the flip-flops. Therefore, the information related
to the signal activity is considered, such as the state distribu-
tion and transitions.
IV. EVALUATING MACHINE LEARNING CLUSTERING FOR
SELECTIVE MITIGATION
In this section the machine learning clustering approach is
evaluated on a practical example. Therefore, different clus-
tering algorithms are used to group the flip-flops based on
the presented feature set. The effectiveness of the clustering
algorithms are measured by evaluating the created flip-flop
cluster. The goal is to create flip-flop groups which have a
similar vulnerability to critical failures. Therefore, first, an
exhaustive full flat statistical fault injection campaign was
performed to obtain the sensitivity to critical failures for
each flip-flop and to provide an independent measure of
the sensitivity. Afterwards, this data is used to evaluate the
different clustering algorithms against an ideal and random
approach.
A. Circuit Under Test
For the practical example, the Ethernet 10GE MAC Core
from OpenCores is used. This circuit implements the Me-
dia Access Control (MAC) functions as defined in the
IEEE 802.3ae standard. The 10GE MAC core has a 10 Gbps
interface (XGMII TX/RX) to connect it to different types of
Ethernet PHYs and one packet interface to transmit and receive
packets to/from the user logic [11]. The circuit consists of
control logic, state machines, FIFOs and memory interfaces.
It is implemented at the Register-Transfer Level (RTL) and is
publicly available on OpenCores. The RTL description of the
design consists of 1054 flip-flops.
The corresponding testbench writes several packets to the
10GE MAC transmit packet interface. As packet frames be-
come available in the transmit FIFO, the MAC calculates a
CRC and sends them out to the XGMII transmitter. The XG-
MII TX interface is looped-back to the XGMII RX interface
in the testbench. The frames are thus processed by the MAC
receive engine and stored in the receive FIFO. Eventually, the
testbench reads frames from the packet receive interface and
prints out the results [11].
B. Full Flat Statistical Fault Injection Results
In order to evaluate the effectiveness of the clustering
algorithms the sensitivity of the considered design was mea-
sured by performing a flat statistical fault injection campaign.
The simulations are performed at the RT-Level using the
corresponding testbench which allows a functional verification.
Thus, it is possible to evaluate the system-level impact of
errors. The fault injection mechanism consisted of inverting
the value stored in a flip-flop by using a simulator functions.
In networking applications, such as the considered design,
important data is protected by checksums. This means that
a minor payload corruption can be handled by the error
correction algorithm. However, in case the fault causes the
circuit to stop working and interrupting the flow of sending
packages or data is continuously corrupted, then the effect can
be considered as critical. Especially, these failures are highly
problematic and should be mitigated by selective mitigation.
In each flip-flop 200 faults are injected at a random time
during the active phase of the test-case. The functional failure
rate of each flip-flop is calculated by dividing the number of
simulation runs which lead to a functional failure with the
number of total simulation runs. The overall results of the flat
statistical fault-injection campaign are presented in Table II.
The average critical failure rate is 5.13 % and the most critical
flip-flops were identified and ranked.
TABLE II
SEU FAULT INJECTION CAMPAIGN RESULTS
Total Per Injection
Injection Targets (FFs) 1054 -
Injected Faults (SEU) 210800 -
Functional Failure 10814 5.13 %
C. Machine Learning Clustering for Selective Mitigation
The machine learning clustering algorithms are used to
group flip-flops based on the feature-set described in sec-
tion III. The features are extracted from the RTL design
of the circuit. Therefore, a fast elaboration is performed
and the design is converted into a graph representation. The
structural features are extracted from the graph by using graph
algorithms and the features regarding the signal activity are
extracted by tracing the simulation. The feature extraction is
automated and overall, takes less than 5 minutes.
The effectiveness of the clustering is evaluated considering
they would be used to selectively mitigate against the critical
failures. Therefore, the data obtained from the exhaustive
statistical fault injection is used to compute the sensitivity
to critical faults for each cluster. Then, the reduction of the
overall sensitivity of the circuit was calculated by varying
the number of groups being protected. For the protection it
is assumed that the considered flip-flops within the group
are substituted by hardened cells, TMR or other approaches.
It is assumed that after mitigation, the sensitivity to Single-
Event Upsets is zero1. The flip-flops to protect were selected
starting with the most sensitive clusters first. The results
are compared against an ideal and a random approach. In
the ideal approach the most sensitive flip-flops are selected
based on the exhaustive fault injection campaign. The random
approach selects flip-flops to protect randomly (averaged over
100 independent runs).
The clustering algorithms were implemented by using
Python’s scikit-learn Machine Learning framework [12] and
applied to the extracted flip-flop feature set. This process
took only several seconds and is negligible. Each considered
clustering algorithm has different parameters which can be
adjusted. They affect the performance of the clustering and
also the resulting number of clusters. For some of the al-
gorithms the number of clusters can be specified directly.
Other algorithms try to find the optimal number clusters within
the constrained parameters. In the following evaluation the
parameters were chosen in a way that the number of resulting
clusters are about 20 %, 10 % and 5 % of the number of flip-
flops in the circuit. This would correspond to a reduction of
the fault injection efforts by 5×, 10× and 20× respectively.
1) K-Means Clustering: K-Means clustering aims to par-
tition the given data points into k clusters. The algorithm
computes the euclidean distance for each data point in the
feature space. The data samples are then separated in such a
way the variance within each cluster is equal. The algorithm
requires the number of clusters Nc to be specified.
Fig. 2 shows the overall critical sensitivity when the group-
ing is performed by the K-Means clustering with different
number of clusters Nc. The flip-flops to protect were selected
starting with the most sensitive clusters first until all flip-flops
are mitigated. It can be noted that the grouping performs better
when the number of clusters is higher.
2) Agglomerative Clustering: Agglomerative Clustering
performs a hierarchical clustering by creating nested clusters,
which are represented as a tree. The advantage of hierarchical
clustering is that any valid measure of distance can be used,
in comparison to K-Means clustering which performs on an
euclidean distance metric. Agglomerative Clustering uses a
bottom-up approach where each data point starts as its own
cluster. Clusters are merged together by following the linkage
criteria. This criteria defines the metric used for the merge
strategy. It was noted that the best results were obtained by
using the maximum or complete linkage, which minimizes the
maximum distance between data points of pairs of clusters and
a manhatten distance metric (l1 norm).
In Fig 3 the results of the selective mitigation are shown
when Agglomerative Clustering is used for different number
of clusters Nc. Similar to the K-Means clustering the effec-
1The authors are aware that this is a simplification and important aspects
related to physical design are not considered. However, the here presented
approach focuses on the evaluation on the functional level by using the RTL
description of the circuit. To obtain a more complete analysis, the presented
approach could be combined with e.g. the classical analysis for electrical and
temporal masking by using post place and route gate-level netlist.
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Fig. 2. K-Means Clustering
tiveness of the selective mitigation is increasing with a higher
number of clusters. However, the improvements from 53 to
105 and 211 clusters are very minor. When comparing the
Agglomerative Clustering to K-Means Clustering it can be
noted that Agglomerative Clustering performs generally better.
3) Mean Shift Clustering: Mean Shift Clustering aims to
find dense areas of data points. The algorithm is based on
a sliding-window which is shifted towards regions of higher
density. The density of the sliding-window is proportional to
the number of data points within the window it. The goal is
to locate center points for each group in the dataset. For the
previous clustering algorithm the number of clusters had to
be specified manually. In Mean Shift clustering the number
of clusters is determined by the algorithm. Further, K-Means
clustering assumes spherical distribution shape of the clusters
in the feature space. For the algorithm the window size w
needs to be specified.
A general problem when using Mean Shift Clustering is to
chose the correct windows size. In this analysis the window
sizes were chosen in a way the resulting number of clusters
are close to the number of clusters used for the previous
algorithms. By using window sizes of w = 2.8, w = 1.7
and w = 0.85 the number of clusters were resulting in 52,
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Fig. 3. Agglomerative Clustering
105 and 210, respectively. Fig 4 shows the effectiveness of
the algorithm when using the obtained clusters for selective
mitigation. As for the previous algorithms the effectiveness is
increasing with a higher number of clusters (smaller window
sizes). It can be seen, that the results with a window size of
w = 0.85, which results in 210 groups, is almost as good as
the ideal solution.
D. Comparison and Discussion
The results of the considered clustering algorithms with
different resulting number of clusters are summarized in
Tab. III. Since the number of resulting clusters was chosen to
be about the same, the average cluster size is identical or very
similar. The standard deviation of the cluster sizes however
shows that Agglomerative and Mean Shift clustering tend to
create cluster with more variety in the cluster size.
In order to quantify the effectiveness of the algorithm to
create flip-flop groups with similar functional failure rate, two
metrics were derived from the results: the average variance
of the functional failure rate and the maximum difference of
the functional failure rate of flip-flops within the same cluster.
An additional metrics was created where the average variance
of the functional failure rate within one cluster is weighted
TABLE III
COMPARISON OF THE DIFFERENT CLUSTERING ALGORITHM
Clustering
Algorithm # Cluster
Mean
Cluster Size
Standard Deviation
Cluster Size
Mean
Functional Failure
Variance
Mean Weighted
Functional Failure
Variance
Max
Functional Failure
Difference
Davies-Bouldin
Index
k-Means 53 19.89 13.01 0.009 0.095 0.92 0.73
105 10.04 7.45 0.010 0.041 0.92 0.68
211 4.99 3.80 0.003 0.008 0.64 0.51
Agglomerative 53 19.89 21.39 0.015 0.094 0.92 0.78
Clustering 105 10.04 11.76 0.011 0.040 0.92 0.57
211 4.99 5.32 0.003 0.007 0.64 0.54
Mean Shift 52 20.27 28.71 0.017 0.167 1 0.60
105 10.04 14.12 0.006 0.038 0.92 0.42
210 5.02 6.64 0.002 0.005 0.47 0.39
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Fig. 4. Mean Shift Clustering
with the cluster size. In this way a large cluster, which has the
same variance within the cluster as a small cluster, is penalized
more.
The results verify what was observed from the Fig. 2, 3 and
4. In general the algorithms perform better with a higher num-
ber of clusters. Agglomerative Clustering performs slightly
better than k-Means and Mean Shift clustering performs worst
with low number of clusters and close to ideal with the highest
considered number of clusters.
In order to evaluate the performance of the clustering
algorithm without knowledge of the actual/reference values,
several metrics exists which quantify certain characteristics
of the created clusters (such as the separation of the data).
These metrics can be used when the presented approach is
applied to a new unknown circuit and different algorithms
are evaluated or the algorithm parameters are fine tuned. For
this analysis the Davies-Bouldin index was used and results
are shown in Tab. III. This index can be used to evaluate
the separation between the clusters. It signifies the average
similarity between clusters by comparing the distance between
clusters with the size of the clusters themselves. An index of 0
is the lowest possible score and values closer to zero indicate
a better partition.
The Davies-Bouldin index does not fully correlate with the
functional failure variance or difference metrics. However, it
follows the general direction and a lower index can be ob-
served with higher number of clusters. Further, similar scores
are obtained for the k-Means and Agglomerative Clustering as
also seen when comparing the functional failure metrics. The
best index, the closest to zero, is also obtained for the best
result, Mean Shift clustering with 210 clusters.
V. CONCLUSION AND FUTURE WORK
This paper proposes a new methodology to group flip-
flops together which are expected to have a similar contri-
butions to the overall functional failure rate. The grouping
is based on machine learning clustering and uses a compact
set of features combining attributes from static elements and
dynamic elements. The advantage in comparison to other
existing approaches is that the approach is more flexible and
no assumption of the circuit or its representation is made.
Further, the number of clusters can be chosen by the user,
which determines the needed efforts for the fault injection
campaign.
The effectiveness of the grouping by different machine
learning clustering algorithms were evaluated on a practical
example and compared to an ideal solution. Good results were
obtained by choosing the number of clusters with 5 % of
the total number of flip-flops in the circuit and results close
to the ideal solution were obtained with number of clusters
corresponding to 10 % to 20 % of the number of flip-flops. This
would mean that the fault injection efforts could be reduced
by a factor of 5×, 10× or 20× respectively.
Future work will focus on identifying new features to
improve the effectiveness of the clustering algorithms as well
as applying the techniques to a broader range of circuits.
Further, the approach could be extended by using features
which take physical design aspects into account and thus,
reducing the efforts needed to perform a complete failure
analysis on several levels.
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